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(57) ABSTRACT 
A Superconducting Quantum Interference Device (SQUID) 
is disclosed comprising a pair of resistively shunted Joseph- 
son junctions connected in parallel within a superconducting 
loop and biased by an external direct current (dc) source. 
The SQUID comprises a semiconductor substrate and at 
least one superconducting layer. The metal layer(s) are 
separated by or covered with a semiconductor material layer 
having the properties of a conductor at room temperature 
and the properties of an insulator at operating temperatures 
(generally less than 100 Kelvins). The properties of the 
semiconductor material layer greatly reduces the risk of 
electrostatic discharge that can damage the device during 
normal handling of the device at room temperature, while 
still providing the insulating properties desired to allow 
normal functioning of the device at its operating tempera- 
ture. A method of manufacturing the SQUID device is also 
disclosed. 
18 Claims, 5 Drawing Sheets 
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et al. discloses a microelectronic thin-film device having a 
thin superconducting layer in contact with a thin quasi- 
insulating conversion layer. The critical current of the super- 
conducting layer is controlled by application of a voltage to 
5 the conversion layer by means of a gate electrode, causing 
the conversion layer to undergo an insulator-metal transi- 
tion. Both references require the application of a voltage or 
electric field in order to change the conductivity of the 
transition material. 
Thus, there remains a need for a device that allows for 
conductance between metal layers during normal handling at 
room temperatures, thus minimizing the potential for 
destructive ESD, but which provides the desired electrical 
isolation between metal layers during normal operation at 
15 the low operating temperatures associated with supercon- 
ducting devices. 
i o  
SUMMARY OF THE INVENTION 
1 
CHARGE DISSIPATIVE DIELECTRIC FOR 
CRYOGENIC DEVICES 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This is a non-provisional patent application of currently 
pending U.S. provisional patent application Ser. No. 6015 13, 
747, filed Oct. 23, 2003, by Cantor et al., titled “Charge 
Dissipative Dielectric for Cryogenic Devices,” the entirety 
of which application is incorporated herein by reference. 
GOVERNMENT LICENSE RIGHTS 
The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of Contracts NAS5-00236 and 
NAS5-00237, awarded by NASA. 
FIELD OF THE INVENTION 
This invention relates to Superconducting Quantum Inter- 
ference Devices (SQUIDS) in general and more particularly 
to a process for the fabrication of thin film cryogenic devices 
which include a semiconductor layer that is conductive at 
room temperature and prevents electrostatic charge accumu- 
lation which can damage the device, but which is insulating 
at the operating temperature of the device. 
BACKGROUND OF THE INVENTION 
Thin film devices typically comprise a multiplicity of 
metal wiring layers separated by insulating, or dielectric, 
material layers to provide electrical isolation. If the dielec- 
tric used to electrically isolate the wiring layers of a thin film 
circuit is a perfect insulator, normal handling of the chips cut 
from fabricated wafers can lead to the accumulation of 
electrostatic charge and the formation of very large potential 
differences between the thin-film layers of the device. An 
electrostatic discharge (ESD) occurs if the potential differ- 
ence becomes too large, which can damage or destroy the 
circuit. In order to minimize device failure owing to elec- 
trostatic discharge, special ESD-safe workstations and tools 
are required, and all personnel handling the circuits must 
wear grounded wrist straps and heel straps. Anti-static 
lotions and smocks also are commonly used when handling 
sensitive circuits. 
Thus, it would be desirable to provide a device which 
minimizes the potential difference between adjacent metal 
wiring layers during normal handling, but which also pro- 
vides the desired isolation between such layers during 
operation, when such isolation is functionally required. 
Specifically, for superconducting devices it would be desir- 
able to provide a transition layer which provides conduc- 
tance between adjacent metal layers during handling at room 
temperature, when the potential for ESD is greatest, but 
which acts as an insulator between the metal layers during 
operation, at temperatures below about 100 Kelvins (K). 
Devices incorporating layers of material capable of under- 
going an insulator to metal transition are known. For 
example, in U.S. Pat. No. 6,365,913 to Misewich et al., a 
Field effect transistor semiconductor switch is disclosed in 
which the channel is made from materials having an elec- 
trical conductivity which can undergo an insulator-metal 
transition (Le., Mott transition) upon application of an 
electric field. Likewise, U.S. Pat. No. 5,721,197 to Downar 
20 This invention discloses a whole-wafer process for the 
fabrication of SQUID circuits which includes a semicon- 
ductor layer that is conductive at room temperature and 
prevents electrostatic charge accumulation, but which is 
insulating at the operating temperature of the SQUID (typi- 
25 cally well below 100 K). 
The superconducting metal wiring layers used to fabricate 
the SQUID circuits are separated by a conductive doped 
semiconductor film that prevents charge accumulation at 
room temperature, thereby greatly reducing the risk of 
30 electrostatic discharge that may damage the SQUID circuits 
during normal handling at room temperature. When the 
SQUID is cooled to its normal operating temperature, the 
semiconductor film undergoes a metal-insulator transition 
(MIT) and becomes an insulating dielectric. The semicon- 
35 ductor film may therefore be used in place of or in conjunc- 
tion with conventional dielectric films typically used to 
fabricate integrated circuit devices for cryogenic applica- 
tions. Alternatively, the semiconductor film may be depos- 
ited as the final passivation layer on top of the completed 
40 SQUID circuit, or as the first film of a multiple film 
passivation layer. 
The metal-insulator transition (also referred to as the 
metal-nonmetal transition) is characterized by a sudden 
change in the electrical conductivity due to a reversible 
45 change from localized to itinerant behavior of the electrons. 
In order for the room-temperature semiconductor film to 
become an insulating dielectric at cryogenic temperatures, 
the doping level of the semiconductor must be below the 
MIT critical concentration Ne, above which the doped 
50 semiconductor film remains metallic even as the temperature 
T approaches 0 K. When using crystalline silicon, for 
example, N,-3.5~1O~~/cm~,  with only a weak dependence 
on the specific dopant used. For other forms of doped silicon 
films, for example amorphous, polycrystalline, or compen- 
55 sated silicon films, Ne can be much higher. The controlled 
deposition of doped semiconductor films with a doping level 
below the critical threshold is straightforward. In addition to 
doped semiconductors, amorphous metal-semiconductor 
mixtures also undergo metal-insulator phase transitions, 
60 depending on the concentration of the constituent metal. 
Such amorphous metal-semiconductor films provide an 
alternative to the use of doped semiconductor films in the 
disclosed process. 
A thin film device is disclosed comprising a substrate, a 
65 conductive material layer overlying the substrate, and a layer 
of metal-insulator transition material overlying the conduc- 
tive material layer. The transition material layer acts as a 
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conductor between features, structures or circuit elements ion-beam evaporation or dc sputtering techniques. The latter 
patterned in the conductive material layer when the device is more common for Josephson junction fabrication. 
is at a first temperature. The transition material layer further Although niobium films can easily be oxidized to form the 
acts as an insulator between the features, structures or circuit thin, insulating tunnel barrier required for Josephson junc- 
elements patterned in the conductive material layer when the 5 tion fabrication, the oxide formed on niobium includes not 
device is at its operating temperature. only the stable pentoxide Nb,O,, but also the sub-oxides of 
A method of forming a thin film device is also disclosed niobium NbO, and NbO, the latter of which is a supercon- 
comprising: providing a substrate; depositing a first conduc- ductor. The presence of these sub-oxides degrades the per- 
tive material layer on at least a portion of the substrate; and formance of Josephson junctions fabricated using oxidized 
depositing a metal-insulator transition material layer over at i o  niobium barriers. A very thin film (a few monolayers) of 
least a portion of the first conductive material layer. The aluminum will “wet” and completely cover the surface of a 
metal-insulator transition material acts as a conductor when clean niobium film. Thus, high-quality junctions can be 
the device is at a first temperature. The metal-insulator fabricated on niobium thin-film electrodes by first depositing 
transition material layer further acts as an insulator when the a very thin aluminum film 2 nanometers (nm) to 4 nm thick 
device is at a second temperature. 15 onto the niobium surface and then oxidizing the aluminum 
A superconducting device is disclosed comprising a sub- film. The junction is completed with the deposition of the top 
strate, a first superconducting wiring layer, and a metal- niobium electrode. 
insulator transition material layer overlying at least a portion Whole-wafer processes can be applied for the fabrication 
of said first superconducting wiring layer. The metal-insu- of Josephson junctions. With these processes, Josephson 
lator transition material layer acts as a conductor when the 20 junction devices with reproducible parameters and narrow 
device is at a first temperature and acts as an insulator when parameter spreads can be fabricated on entire silicon wafers. 
the device is at its operating temperature. These processes start with the deposition of a superconduc- 
tor-barrier-superconductor trilayer on a silicon wafer in a 
single deposition sequence without breaking vacuum. For 
25 niobium tunnel junctions fabricated with oxidized aluminum 
barriers, these trilayers are usually denoted as NblAl-AlOJ 
Nb structures. Individual Josephson junctions are then 
SQUID layout of FIG. 1; defined using a photoresist stencil and the exposed top 
FIGS. 3A-E are cross-sectional views taken along line superconductor film is either completely anodized down to 
A-A‘ of FIG. 2, showing the steps of fabrication of a 30 the barrier layer, or the exposed top superconductor film is 
Josephson junction, shunt resistor, and contact via to the removed down to the barrier layer using a reactive ion etch 
base electrode in accordance with one embodiment of the (RIE) process, and the exposed areas are then lightly anod- 
present invention; ized. The Josephson junctions are then completed by depos- 
FIGS. 4A-F are cross-sectional views taken along line iting and patterning a superconducting wiring layer with or 
B-B’ in FIG. 2, showing the steps of fabrication of a 35 without an intermediate insulating layer. More complex 
Josephson junction and the two outer turns of the input coil, structures may require the deposition of a second insulator 
constructed in accordance with one embodiment of the layer and second superconducting wiring layer. 
present invention; The insulating layers used to separate the superconducting 
FIGS. 5A-F are cross-sectional views taken along line wiring layers typically are oxides with low dielectric con- 
C-C’ of FIG. 1 showing the steps of fabrication of the two 40 stants. Commonly used dielectrics include SiO, SiO, and 
innermost turns of the input coil and the contact via to a Si,N,, but other dielectrics including films of polycrystalline 
portion of the input coil that is electrically isolated from and silicon have been used as well. For most wafer-scale SQUID 
passes underneath the SQUID washer, constructed in accor- processes, however, thin films of SiO, are preferred owing 
dance with one embodiment of the present invention. to the low dielectric constant of SO,. High-quality SiO, 
45 films may be RF sputter deposited using a quartz target, 
reactively sputtered using a silicon target and Ai-0, 
INVENTION plasma, or, more commonly, using Plasma-Enhanced 
Chemical Vapor Deposition (PECVD) via the chemical 
Throughout the following description, specific process decomposition of silane. 
details are set forth in order to provide a more thorough 50 Wafer-scale processes are important for cost-effective 
understanding of the invention. However, the invention may production of SQUIDs and large-area integrated SQUID 
be practiced without these particulars. Accordingly, the sensors, such as thin-film SQUID magnetometers and planar 
specifications and drawings are to be regarded in an illus- SQUID gradiometers. 
trative, rather than a restrictive, sense. A process suitable for the fabrication of SQUIDs and 
A direct current (dc) SQUID consists of two resistively- 55 integrated SQUID sensors consists of six mask levels. To 
shunted Josephson junctions which are connected in parallel begin, a NblAl-AlOJNb trilayer is deposited over an entire 
within a superconducting loop and biased by an external dc oxidized silicon wafer in a single vacuum sequence. Then, 
source. The SQUID may be current biased or voltage biased the trilayer is patterned using a wet or dry etch process to 
depending on the type of readout electronics used. Dc define the base electrode, contact pads, and interconnects. 
SQUIDs are typically multilayer thin-film devices, incorpo- 60 The Josephson junctions are defined next using a photoresist 
rating polycrystalline films of niobium for the Josephson stencil, and the top niobium layer is anodized slightly past 
junction electrodes. The element niobium is a borderline the bottom NblAl interface. A niobium wiring layer is 
Type I1 superconductor with a relatively high critical tem- deposited and patterned using a photoresist stencil and 
perature T,=9.2 K and energy gap A-1.5 millivolts (mV) reactive ion etch process to define the SQUID washer, 
which provide a reasonable temperature margin for junction 65 Josephson junction top electrode, and interconnects. The 
operation at liquid helium temperatures. High-quality thin Josephson junction shunt resistors are deposited next and 
films of niobium can be fabricated using electron-beam or patterned using a photoresist stencil and either a lift-off 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a plan view of an integrated SQUID layout; 
FIG. 2 is plan view of the Josephsonjunction area of the 
DETAILED DESCRIPTION OF THE 
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process or dry etch, such as an argon ion mill process. Next, 
an insulating dielectric layer, typically SiO,, is deposited 
over the entire wafer, and contact vias are opened to the first 
wiring layer or to the base electrode of the trilayer using a 
photoresist stencil and a wet etch or RIE process. To 
complete the SQUIDs, the top niobium wiring layer is 
deposited and patterned using a photoresist stencil and 
lift-off process or RIE process to define the input and 
feedback coils and remaining interconnects. In many cases, 
it is desirable to deposit a final dielectric layer to passivate 
vacuum sequence are referred to as a trilayer. Before depos- 
iting the top, 30 nm niobium film 124 of the trilayer, oxygen 
is bled into the chamber to oxidize the exposed aluminum 
film 122. The oxidation pressure and time are chosen 
5 depending on the desired Josephson junction critical current 
density. Typically, the oxidation time is 30 minutes and the 
oxidation pressure is around 1 to 100 Torr, depending on the 
critical current density required. After the oxidation step is 
completed, the oxygen is pumped away and the top niobium 
i o  film 124 is deposited to complete the trilayer. The trilayer is 
and protect the SQUID circuit from moisture or mechanical patterned using a photoresist stencil 128 and either a wet or 
abrasion. Typically, SiO, or Si,N, films are used for this reactive ion etch process. After etching, the photoresist 
purpose. stencil 128 is removed. 
The following is a description of the invention as used to The etched trilayer film is patterned again using a pho- 
fabricate integrated SQUIDs intended for operation at about 15 toresist stencil 130 to define the Josephson junctions 102, 
4K, although SQUIDs having operating temperatures of 104 and contact vias 114,116. The exposed top niobium film 
greater or less than 4K can be fabricated using the principles 124 and aluminum film 122 are anodized to form an insu- 
of the invention. Additionally, it will be appreciated that lating oxide film 132. After anodization, the photoresist 
although the invention will be described in relation to stencil 130 is removed. 
constructing Josephson junctions having a “stack” arrange- 20 The first niobium wiring layer 134, which can be from 
ment, it is equally applicable to “weak link” type junctions, about 150 nm to about 500 nm thick, but preferably is about 
in which a narrow constriction is formed in a conductive 250 nm thick, is deposited onto the anodized trilayer and 
material wire to provide the same type of functionality as the patterned to define the SQUID washer 106 using a photo- 
“stack” type junction. Similarly, the invention could be resist stencil 136 and a reactive ion etch process. After 
applied to a “step-edge’’ junction, in which the metal film 25 etching, the photoresist stencil 136 is removed. 
layer is formed over a step-like feature in the substrate to A palladium or other resistive film 138 that is non- 
form a similar weak link in the wire. superconducting at the operating temperature of the device, 
The integrated SQUID layout depicted in FIG. 1 as a plan which can be from about 10 nm to about 100 nm thick, but 
view comprises two Josephsonjunctions 102,104 connected preferably is about 50 nm thick, is deposited onto the entire 
within a superconducting loop by the washer-shaped SQUID 30 wafer, followed by the deposition of a silicon film or other 
inductance 106 and base electrode 108, along with two shunt sacrificial mask material 140, which can be from about 10 
resistors 110,112 between the top electrode ofthe Josephson nm to about 500 nm thick, but preferably is about 110 nm 
junctions 102,104 and two contact vias 114, 116 to the base thick, in the same vacuum sequence. The Josephsonjunction 
electrode 108. An input coil 118 is integrated on top of the shunt resistors 110, 112 are patterned using a mask formed 
SQUID washer 106. A contact via 117 is used to connect the 35 from the silicon film 140 on top of the palladium film 138. 
input coil 118 to a stripline 119 that is electrically isolated The silicon film 140 is patterned using a photoresist stencil 
from and located underneath the SQUID washer 106 which 142 and reactive ion etch step, for which the palladium film 
is used as the current return path for the input coil 118. serves as etch stop. Then, the photoresist stencil 142 is 
The partial plan view in FIG. 2 of the Josephson junction removed, and the palladium is etched using an argon ion mill 
area of the SQUID layout in FIG. 1 references cross- 40 process. After the palladium film 138 has been patterned, the 
sectional views A-A‘ and B-B’ which are depicted in FIGS. silicon film mask 140 is removed using a reactive ion etch. 
3A-E and 4A-E, respectively. These cross-sectional views, A doped polycrystalline or amorphous silicon semicon- 
constructed in accordance with one embodiment of the ductor dielectric film 144, 390 nm thick, with a boron 
present invention, illustrate the layer sequence described concentration below the MIT critical concentration Nc, is 
below that is used to fabricate the SQUID layout depicted in 45 sputter-deposited using a boron-doped silicon target with a 
FIG. 1. 
The fabrication process will be described in relation to 
FIGS. 3A through 5F, which detail how the individual 
deposition, patterning and etching steps are used to create 
the individual elements of the SQUID device. As such, 
FIGS. 3A-E detail the fabrication steps in relation to the 
formation of Josephson junction 104, shunt resistor 112 and 
contact via 116; FIGS. 4A-F illustrate the fabrication steps 
in relation to the formation of Josephson junction 104 and 
the two outer turns of the input coil 118; and FIGS. 5A-F 
illustrate the fabrication steps in relation to the formation of 
nominal room-temperature resistivity in the range from 
0.020 to 0.005 Q-cm over the entire wafer. It is noted that 
although a thickness of about 390 nm is disclosed, film 
thicknesses of from about 100 to about 600 nm may be used. 
50 Likewise, although the use of silicon films and the use of 
boron doping are disclosed, other semiconductor materials, 
for example germanium and gallium arsenide, and other 
dopants, for example phosphorus and arsenic, are also 
appropriate. 
In order to improve step coverage over the underlying first 
niobium wiring layer 134, the doped silicon film 144 is 
55 
the two innermost turns of the input coil 118 and the contact deposited using a series of depositiodetch steps. First, 60 
via 117. Thus, referring to FIGS. 3A through 5F together, to nm of doped silicon is deposited and immediately followed 
start the process, a 250 nm niobium film 120, 70 nm by argon ion milling 20 nm of the freshly deposited silicon 
aluminum film 122, and 30 nm niobium film 124 are 60 away. This depositiodetch cycle is repeated three times, 
deposited over an entire oxidized silicon wafer substrate then the wafer is removed and the exposed silicon is partially 
126. Although specific film layer thicknesses are disclosed, oxidized in an oxygen plasma. This process is repeated two 
it is noted that such thicknesses are merely exemplary. Thus, times, then 150 nm of doped silicon is deposited over the 
niobium film 120 can be from about 150 nm to about 350 entire wafer, resulting in a final doped silicon film 144 with 
nm; aluminum film 122 can be from about 20 nm to about 65 a thickness of about 390 nm. It is noted that although specific 
120 nm; and niobium film 124 can be from about 20 nm to deposition and etch thicknesses are disclosed, other depo- 
about 200 nm. These three films deposited in a single sition and etch thicknesses may be used, such that the ratio 
US 7,247,603 B2 
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of the deposited film thickness to the etch thickness is a reactive ion etch process, the aluminum film 146 used to 
around three to one. It is also noted that the above described pattern the via 117 is not needed as a sacrificial etch stop and 
application procedure would be appropriate when applying can be removed after etch of the via 117. When used as the 
materials using a sputter deposition technique, in order to final passivation layer only, the doped silicon film can 
provide good step coverage and to avoid a “bread loafing” 5 contact all of the device contact pads, and thus the desired 
effect. If a PECVD process is used, the doped silicon layer charge distribution between metal layers is still achieved (at 
can be deposited in a single step. room temperature). This embodiment can simplify device 
The contact via 117 is opened in the doped silicon film construction compared to the previous embodiments 
144 as follows. First, a 40 nm aluminum film 146 is because it allows the manufacturer to use standard materials 
deposited over the entire wafer. Then, the contact via 117 is i o  and processes to build all but the final layer of the device. 
opened in the silicon film 144 using a photoresist stencil 148 The invention has been described in relation to the 
and reactive ion etch process. When the photoresist stencil construction of Josephson tunnel junctions in a SQUID 
is exposed and developed, the developer also etches away device, to protect the sensitive Josephson junctions with 
the exposed areas of the aluminum film 146, exposing the tunnel barriers on the order of several Angstroms thickness 
silicon where the via 117 will be formed. Since the reactive 15 as well as wiring layers from the detrimental effects of ESD. 
ion etch process attacks oxidized silicon much more slowly, It will be appreciated, however, that in addition to this 
the doped silicon film 144 deposited with intermediate specific implementation, other applications are envisioned. 
plasma oxidations will have a “stair-cased” edge profile after In one non-limiting example, the invention could be imple- 
via etch. This improves step coverage by the subsequent mented to build superconducting tunnel junction (STJ) 
layers. After etching the via 117, the photoresist stencil 148 20 detectors, such as those commonly used in photon (e.g., 
and aluminum film 146 are removed. visible or x-ray) detection devices. In short, the invention 
The second niobium wiring layer 150, 500 nm thick, is has application to any of a wide variety of cryogenic devices 
deposited and patterned to define the input coil 118 using a that are susceptible to static damage at room temperatures, 
bilayer photoresist 154 and 200 nm aluminum film 152 as will be appreciated by one of ordinary skill in the art. 
lift-off stencil. It should be noted that the second niobium 25 Although the invention has been described in terms of 
wiring layer 150 can be provided in a thickness of from exemplary embodiments, it is not limited thereto. Rather, the 
about 200 nm to about 700 nm, and that the aluminum film appended claims should be construed broadly to include 
152 thickness can be from about 150 nm to about 500 nm. other variants and embodiments of the invention that may be 
After exposing and developing the photoresist 154, the made by those skilled in the art without departing from the 
exposed aluminum areas are overetched with an aluminum 30 scope and range of equivalents of the invention. 
wet etchant in order to undercut the aluminum film 152 
underneath the photoresist. Then, the top niobium film 150 
is deposited and the combined aluminundphotoresist stencil 
152, 154 is lifted off by soaking the wafer in aluminum 
etchant. Alternatively, a reactive ion etch process may be 35 
used to pattern the top niobium film 150. In this case, the 
aluminum film 146 is not removed after the via 117 is 
opened in the doped silicon film 144. The top niobium 
wiring layer 150 is deposited after the via 117 is opened, and 
natterned using a reactive ion etch nrocess with the alumi- 40 
What is claimed is: 
1. A thin film device comprising: 
a substrate; 
a first conductive material layer overlying the substrate; 
and 
a layer of metal-insulator transition material overlying the 
conductive material layer; 
wherein the layer of metal insulator transition material 
comprises a final passivation layer on top of said 
device: u 
num film 152 serving as a sacrificial etch stop layer that can 
easily be removed from the wafer following patterning. 
It is noted that although the substrate material has been 
described as being oxidized silicon, any substrate commonly 
used for thin film devices (e.g. sapphire, gallium arsenide) 
can also be used. Likewise, although resistive film layer 138 
has been described as being palladium, other non-supercon- 
ducting materials can also be used. Further, wiring layers 
134, 150 made from materials other than niobium can also 
be used (e.g., tantalum, aluminum, magnesium diboride, 
niobium nitride, high-temperature superconductors such as 
YBa,Cu,O,, etc.) 
Furthermore, as an alternative to using doped semicon- 
ductors for dielectric layer 144, amorphous metal-semicon- 
ductor mixtures having the desired metal-insulator-transi- 
tion properties can also be used. Such amorphous metal- 
wherein the transition material layer acts as a conductor 
when the device is at a first temperature to thereby 
protect the first conductive material layer from damage 
due to electrostatic discharge during handling, 
wherein the transition material layer acts as an insulator 
when the device is at its operating temperature; and 
wherein the first temperature is about 300 K and the 
operating temperature is about 4 K. 
2. The thin film device of claim 1, wherein the metal- 
50 insulator transition material comprises a doped silicon semi- 
conductor material. 
3. The thin film device of claim 2, wherein the doped 
silicon semiconductor material comprises a doped crystal- 
line silicon material having an MIT critical concentration N, 
55 of about 3 . 5 ~ 1 0 ~ ~ i c m ~  or less.
4. The thin film device of claim 2, wherein the doped 
45 
semiconductor mixtures undergo the desired metal-insulator 
phase transitions, depending on the concentration of the 
constituent metal. Examples of such mixtures are chro- 
mium-silicon mixtures and niobium-silicon mixtures. 
In one embodiment of the invention, the doped silicon 
film 144 is replaced with a conventional dielectric film such 
as SiO,, and the doped silicon film is deposited instead as a 
final conductive passivation layer, or as the first film of a 
multiple film passivation layer, on top of the entire wafer. 65 material layer comprises niobium. 
The above process description remains unchanged, with the 
exception that, if the top niobium film 150 is patterned using 
silicon semiconductor material has a doping level sufficient 
to allow the silicon semiconductor material to act as a 
conductor at the first temperature, and to act as an insulator 
5. The thin film device of claim 1, wherein the metal- 
insulator transition material comprises an amorphous metal 
semiconductor mixture. 
6. The thin film device of claim 1, wherein the conductive 
7. The thin film device of claim 1, further comprising a 
second conductive material layer overlying said first con- 
60 when cooled to a temperature of less than about 100 K. 
US 7,247,603 B2 
9 
ductive material layer, said first and second conductive 
material layers separated by a layer of dielectric material. 
8. The thin film device of claim 1, wherein the conductive 
material layer has a thickness of about 10 nm to about 1000 
9. The thin film device of claim 1, wherein the layer of 
metal-insulator transition material has a thickness of about 
25 nm to about 1000 nm. 
10. The thin film device of claim 1, further comprising a 
plurality of alternating layers of conductive material and i o  
dielectric material disposed between the first conductive 
material layer and the layer of metal insulator transition 
material. 
11. The thin film device of claim 1, wherein the device 
further comprises a plurality of contact pads, and the metal 15 
insulator transition layer contacts all of said contact pads. 
nm. 5 
12. A thin film device comprising: 
a substrate; 
10 
protect the first conductive material layers from dam- 
age due to electrostatic discharge during handling; 
wherein the transition material layer acts as an insulator 
when the device is at its operating temperature; 
wherein the operating temperature is less than about 100 
K 
wherein the thin film device further comprises a second 
conductive material layer overlying said first conduc- 
tive material layer, said first and second conductive 
material layers separated by a layer of dielectric mate- 
rial; and 
wherein a third conductive material layer overlies said 
second conductive material layer, said second and third 
conductive material layers separated by a layer of 
dielectric material, and wherein the layer of metal 
insulator transition material overlies the third conduc- 
tive material layer. 
15. The thin film of claim 14, wherein the laver of metal 
a first conductive material layer overlying the substrate; 
and 
a layer of metal-insulator transition material overlying the 
conductive material layer; 
wherein the layer of metal insulator transition material 
comprises a final passivation layer on top of said 
device; 25 16. A thin film device comprising: 
wherein the transition material layer acts as a conductor 
when the device is at a first temperature to thereby 
protect the first conductive material layers from dam- 
age due to electrostatic discharge during handling, 
wherein the transition material layer acts as an insulator 30 
when the device is at its operating temperature, and 
wherein the thin film device comprises a Josephson 
junction. 
13. The thin film device of claim 12, wherein the metal- 
insulator transition material comprises a doped silicon semi- 35 
conductor material having a doping level sufficient to allow 
the silicon semiconductor material to act as an insulator 
when cooled to a temperature of less than about 100 K. 
insulator transition material acts as a conductor when the 
20 device is at a first temperature to thereby protect at least one 
of the first, second and third conductive material layers from 
damage due to electrostatic discharge during handling, and 
wherein the transition material layer acts as an insulator 
when the device is at its operating temperature. 
a substrate; 
first and second conductive material layers overlying the 
substrate; and 
a passivation layer overlying the first and second conduc- 
tive material layers, said passivation layer comprising 
a layer of metal-insulator transition material; 
wherein the passivation layer comprises a final layer on a 
top surface of said device; and 
wherein the transition material layer acts as a conductor 
when the device is at room temperature to thereby 
protect the first conductive material layer from damage 
due to electrostatic discharge during handling, and the 
transition material layer acts as an insulator when the 
14. A thin film device comprising: device is at its operating temperature. 
a substrate; 17. The thin film device of claim 16, wherein the passi- 
a first conductive material layer overlying the substrate; vation layer further comprises a dielectric layer overlying 
and said layer of metal-insulator transition material. 
a layer of metal-insulator transition material overlying the 18. The thin film device of claim 16, wherein the device 
conductive material layer; further comprises a plurality of contact pads connected with 
wherein the layer of metal insulator transition material 45 said first and second conductive material layers, and said 
comprises a final passivation layer on top of said layer of metal-insulator transition material contacts said 
device; contact pads. 
wherein the transition material layer acts as a conductor 
40 
when the device is at a first temperature to thereby * * * * *  
